feat(fpga): add Ti375 Efinity flow
This commit is contained in:
@@ -7,6 +7,7 @@
|
||||
# Generated build outputs.
|
||||
/out/
|
||||
/soc/out/
|
||||
/hardware/generated/
|
||||
|
||||
# Python runtime caches and privacy-sensitive raw board captures.
|
||||
__pycache__/
|
||||
|
||||
Reference in New Issue
Block a user