Files
gps/hardware/fpga/genesys2/constraints/genesys2_pmod_rf.xdc
T
2026-07-12 11:01:51 +03:00

13 lines
608 B
Tcl

## Genesys2 JA GPS RF input. JA pins are 3.3 V LVCMOS33.
## JA[0] is MRCC and is the 16.367981 MHz RF/GPS-PLL reference clock.
set_property PACKAGE_PIN U27 [get_ports rf_clk_pmod]
set_property IOSTANDARD LVCMOS33 [get_ports rf_clk_pmod]
create_clock -period 61.095 -name pmod_rf_clk [get_ports rf_clk_pmod]
set_property PACKAGE_PIN U28 [get_ports {rf_data_pmod[0]}]
set_property PACKAGE_PIN T26 [get_ports {rf_data_pmod[1]}]
set_property PACKAGE_PIN T27 [get_ports {rf_data_pmod[2]}]
set_property PACKAGE_PIN T22 [get_ports {rf_data_pmod[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rf_data_pmod[*]}]