onur/gps
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix(efinity): stream build progress without buffering

Browse Source
This commit is contained in:
onur cayan
2026-08-13 02:26:42 +03:00
parent 3cc609a350
commit 8850ece2a4
2 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
targets/fpga/ti375c529/Makefile
+5 -5
View File
@@ -299,7 +299,7 @@ interface: efinity-build-check $(INTERFACE_SCRIPT)
exit 1 exit 1
fi fi
set -u set -u
python3 "$(EFX_RUN)" "$(PROJECT_XML)" --flow interface --un_flow \ python3 -u "$(EFX_RUN)" "$(PROJECT_XML)" --flow interface --un_flow \
--pt_opts "peri_scripts=$(INTERFACE_SCRIPT)" 2>&1 | tee "$(LOG_DIR)/interface.log" --pt_opts "peri_scripts=$(INTERFACE_SCRIPT)" 2>&1 | tee "$(LOG_DIR)/interface.log"
map: efinity-build-check map: efinity-build-check
@@ -322,7 +322,7 @@ map-locked: rtl interface
exit 1 exit 1
fi fi
set -u set -u
python3 "$(EFX_RUN)" "$(PROJECT_XML)" --flow map 2>&1 | tee "$(LOG_DIR)/map.log" python3 -u "$(EFX_RUN)" "$(PROJECT_XML)" --flow map 2>&1 | tee "$(LOG_DIR)/map.log"
bitstream: efinity-build-check bitstream: efinity-build-check
@mkdir -p "$(dir $(BUILD_LOCK))" @mkdir -p "$(dir $(BUILD_LOCK))"
@@ -345,9 +345,9 @@ bitstream-locked: rtl interface
fi fi
set -u set -u
: > "$(LOG_DIR)/full.log" : > "$(LOG_DIR)/full.log"
python3 "$(EFX_RUN)" "$(PROJECT_XML)" --flow map 2>&1 | tee -a "$(LOG_DIR)/full.log" python3 -u "$(EFX_RUN)" "$(PROJECT_XML)" --flow map 2>&1 | tee -a "$(LOG_DIR)/full.log"
python3 "$(EFX_RUN)" "$(PROJECT_XML)" --flow pnr --work_dir work_pnr 2>&1 | tee -a "$(LOG_DIR)/full.log" python3 -u "$(EFX_RUN)" "$(PROJECT_XML)" --flow pnr --work_dir work_pnr 2>&1 | tee -a "$(LOG_DIR)/full.log"
python3 "$(EFX_RUN)" "$(PROJECT_XML)" --flow pgm --work_dir work_pnr 2>&1 | tee -a "$(LOG_DIR)/full.log" python3 -u "$(EFX_RUN)" "$(PROJECT_XML)" --flow pgm --work_dir work_pnr 2>&1 | tee -a "$(LOG_DIR)/full.log"
generated_bit="$$(find "$(FLOW_DIR)/outflow" "$(OUT_DIR)" -type f -name 'ti375c529_rocket.bit' 2>/dev/null | head -n 1)" generated_bit="$$(find "$(FLOW_DIR)/outflow" "$(OUT_DIR)" -type f -name 'ti375c529_rocket.bit' 2>/dev/null | head -n 1)"
if [[ -z "$$generated_bit" ]]; then if [[ -z "$$generated_bit" ]]; then
echo "Efinity completed without a discoverable ti375c529_rocket.bit" >&2 echo "Efinity completed without a discoverable ti375c529_rocket.bit" >&2
targets/fpga/ti375c529/README.md
+2
View File
@@ -31,6 +31,8 @@ programming targets require a complete Efinity installation containing
elaboration with a direct diagnostic when it is absent. elaboration with a direct diagnostic when it is absent.
Concurrent Ti375 `map` or `bitstream` invocations are rejected because they Concurrent Ti375 `map` or `bitstream` invocations are rejected because they
share generated FIRRTL, SystemVerilog, and Efinity work directories. share generated FIRRTL, SystemVerilog, and Efinity work directories.
Efinity is run with unbuffered Python output so `map`, `pnr`, and `pgm`
progress remains visible in the terminal and `out/logs/full.log`.
Programming auto-selects the connected Ti375 development kit. If more than Programming auto-selects the connected Ti375 development kit. If more than
one compatible FTDI device is attached, run `make FPGA_BOARD=ti375c529 one compatible FTDI device is attached, run `make FPGA_BOARD=ti375c529