Files
gps/hardware/generated/genesys2-soc-verilog/RecFNToIN.sv
T
2026-08-06 22:14:52 +03:00

52 lines
2.3 KiB
Systemverilog

// Generated by CIRCT firtool-1.151.0
module RecFNToIN(
input [64:0] io_in,
input [2:0] io_roundingMode,
input io_signedOut,
output [63:0] io_out,
output [2:0] io_intExceptionFlags
);
wire rawIn_isSpecial = &(io_in[63:62]);
wire rawIn_isNaN = rawIn_isSpecial & io_in[61];
wire magJustBelowOne = ~(io_in[63]) & (&(io_in[62:52]));
wire roundingMode_odd = io_roundingMode == 3'h6;
wire [115:0] shiftedSig =
{63'h0, io_in[63], io_in[51:0]} << (io_in[63] ? io_in[57:52] : 6'h0);
wire [1:0] _roundIncr_near_even_T_6 = {shiftedSig[51], |(shiftedSig[50:0])};
wire common_inexact =
io_in[63] ? (|_roundIncr_near_even_T_6) : (|(io_in[63:61]));
wire roundIncr =
io_roundingMode == 3'h0
& (io_in[63] & ((&(shiftedSig[52:51])) | (&_roundIncr_near_even_T_6))
| magJustBelowOne & (|_roundIncr_near_even_T_6)) | io_roundingMode == 3'h4
& (io_in[63] & shiftedSig[51] | magJustBelowOne)
| (io_roundingMode == 3'h2 | roundingMode_odd) & io_in[64] & common_inexact
| io_roundingMode == 3'h3 & ~(io_in[64]) & common_inexact;
wire [63:0] complUnroundedInt = {64{io_in[64]}} ^ shiftedSig[115:52];
wire [63:0] _roundedInt_T_3 =
roundIncr ^ io_in[64] ? complUnroundedInt + 64'h1 : complUnroundedInt;
wire magGeOne_atOverflowEdge = io_in[62:52] == 11'h3F;
wire roundCarryBut2 = (&(shiftedSig[113:52])) & roundIncr;
wire common_overflow =
io_in[63]
? (|(io_in[62:58]))
| (io_signedOut
? (io_in[64]
? magGeOne_atOverflowEdge & ((|(shiftedSig[114:52])) | roundIncr)
: magGeOne_atOverflowEdge | io_in[62:52] == 11'h3E & roundCarryBut2)
: io_in[64] | magGeOne_atOverflowEdge & shiftedSig[114] & roundCarryBut2)
: ~io_signedOut & io_in[64] & roundIncr;
wire invalidExc = rawIn_isNaN | rawIn_isSpecial & ~(io_in[61]);
wire excSign = ~rawIn_isNaN & io_in[64];
assign io_out =
invalidExc | common_overflow
? {io_signedOut == excSign, {63{~excSign}}}
: {_roundedInt_T_3[63:1], _roundedInt_T_3[0] | roundingMode_odd & common_inexact};
assign io_intExceptionFlags =
{invalidExc,
~invalidExc & common_overflow,
~invalidExc & ~common_overflow & common_inexact};
endmodule