onur
225 lines
13 KiB
Systemverilog
225 lines
13 KiB
Systemverilog
// Generated by CIRCT firtool-1.151.0
|
|
module TLDebugModule(
|
|
input auto_dmInner_dmInner_sb2tlOpt_out_a_ready,
|
|
output auto_dmInner_dmInner_sb2tlOpt_out_a_valid,
|
|
output [2:0] auto_dmInner_dmInner_sb2tlOpt_out_a_bits_opcode,
|
|
output [3:0] auto_dmInner_dmInner_sb2tlOpt_out_a_bits_size,
|
|
output [31:0] auto_dmInner_dmInner_sb2tlOpt_out_a_bits_address,
|
|
output [7:0] auto_dmInner_dmInner_sb2tlOpt_out_a_bits_data,
|
|
output auto_dmInner_dmInner_sb2tlOpt_out_d_ready,
|
|
input auto_dmInner_dmInner_sb2tlOpt_out_d_valid,
|
|
input [2:0] auto_dmInner_dmInner_sb2tlOpt_out_d_bits_opcode,
|
|
input [1:0] auto_dmInner_dmInner_sb2tlOpt_out_d_bits_param,
|
|
input [3:0] auto_dmInner_dmInner_sb2tlOpt_out_d_bits_size,
|
|
input auto_dmInner_dmInner_sb2tlOpt_out_d_bits_sink,
|
|
auto_dmInner_dmInner_sb2tlOpt_out_d_bits_denied,
|
|
input [7:0] auto_dmInner_dmInner_sb2tlOpt_out_d_bits_data,
|
|
input auto_dmInner_dmInner_sb2tlOpt_out_d_bits_corrupt,
|
|
output auto_dmInner_dmInner_tl_in_a_ready,
|
|
input auto_dmInner_dmInner_tl_in_a_valid,
|
|
input [2:0] auto_dmInner_dmInner_tl_in_a_bits_opcode,
|
|
input [1:0] auto_dmInner_dmInner_tl_in_a_bits_size,
|
|
input [5:0] auto_dmInner_dmInner_tl_in_a_bits_source,
|
|
input [11:0] auto_dmInner_dmInner_tl_in_a_bits_address,
|
|
input [7:0] auto_dmInner_dmInner_tl_in_a_bits_mask,
|
|
input [63:0] auto_dmInner_dmInner_tl_in_a_bits_data,
|
|
input auto_dmInner_dmInner_tl_in_d_ready,
|
|
output auto_dmInner_dmInner_tl_in_d_valid,
|
|
output [2:0] auto_dmInner_dmInner_tl_in_d_bits_opcode,
|
|
output [1:0] auto_dmInner_dmInner_tl_in_d_bits_size,
|
|
output [5:0] auto_dmInner_dmInner_tl_in_d_bits_source,
|
|
output [63:0] auto_dmInner_dmInner_tl_in_d_bits_data,
|
|
output auto_dmOuter_int_out_sync_0,
|
|
input io_debug_clock,
|
|
io_debug_reset,
|
|
io_tl_clock,
|
|
io_tl_reset,
|
|
output io_ctrl_ndreset,
|
|
io_ctrl_dmactive,
|
|
input io_ctrl_dmactiveAck,
|
|
output io_dmi_dmi_req_ready,
|
|
input io_dmi_dmi_req_valid,
|
|
input [6:0] io_dmi_dmi_req_bits_addr,
|
|
input [31:0] io_dmi_dmi_req_bits_data,
|
|
input [1:0] io_dmi_dmi_req_bits_op,
|
|
input io_dmi_dmi_resp_ready,
|
|
output io_dmi_dmi_resp_valid,
|
|
output [31:0] io_dmi_dmi_resp_bits_data,
|
|
output [1:0] io_dmi_dmi_resp_bits_resp,
|
|
input io_dmi_dmiClock,
|
|
io_dmi_dmiReset,
|
|
io_hartIsInReset_0
|
|
);
|
|
|
|
wire _dmInner_auto_dmiXing_in_a_ridx;
|
|
wire _dmInner_auto_dmiXing_in_a_safe_ridx_valid;
|
|
wire _dmInner_auto_dmiXing_in_a_safe_sink_reset_n;
|
|
wire [2:0] _dmInner_auto_dmiXing_in_d_mem_0_opcode;
|
|
wire [1:0] _dmInner_auto_dmiXing_in_d_mem_0_size;
|
|
wire _dmInner_auto_dmiXing_in_d_mem_0_source;
|
|
wire [31:0] _dmInner_auto_dmiXing_in_d_mem_0_data;
|
|
wire _dmInner_auto_dmiXing_in_d_widx;
|
|
wire _dmInner_auto_dmiXing_in_d_safe_widx_valid;
|
|
wire _dmInner_auto_dmiXing_in_d_safe_source_reset_n;
|
|
wire _dmInner_io_innerCtrl_ridx;
|
|
wire _dmInner_io_innerCtrl_safe_ridx_valid;
|
|
wire _dmInner_io_innerCtrl_safe_sink_reset_n;
|
|
wire _dmInner_io_hgDebugInt_0;
|
|
wire [2:0] _dmOuter_auto_asource_out_a_mem_0_opcode;
|
|
wire [8:0] _dmOuter_auto_asource_out_a_mem_0_address;
|
|
wire [31:0] _dmOuter_auto_asource_out_a_mem_0_data;
|
|
wire _dmOuter_auto_asource_out_a_widx;
|
|
wire _dmOuter_auto_asource_out_a_safe_widx_valid;
|
|
wire _dmOuter_auto_asource_out_a_safe_source_reset_n;
|
|
wire _dmOuter_auto_asource_out_d_ridx;
|
|
wire _dmOuter_auto_asource_out_d_safe_ridx_valid;
|
|
wire _dmOuter_auto_asource_out_d_safe_sink_reset_n;
|
|
wire _dmOuter_io_ctrl_dmactive;
|
|
wire _dmOuter_io_innerCtrl_mem_0_resumereq;
|
|
wire [9:0] _dmOuter_io_innerCtrl_mem_0_hartsel;
|
|
wire _dmOuter_io_innerCtrl_mem_0_ackhavereset;
|
|
wire _dmOuter_io_innerCtrl_mem_0_hrmask_0;
|
|
wire _dmOuter_io_innerCtrl_widx;
|
|
wire _dmOuter_io_innerCtrl_safe_widx_valid;
|
|
wire _dmOuter_io_innerCtrl_safe_source_reset_n;
|
|
TLDebugModuleOuterAsync dmOuter (
|
|
.auto_asource_out_a_mem_0_opcode (_dmOuter_auto_asource_out_a_mem_0_opcode),
|
|
.auto_asource_out_a_mem_0_address (_dmOuter_auto_asource_out_a_mem_0_address),
|
|
.auto_asource_out_a_mem_0_data (_dmOuter_auto_asource_out_a_mem_0_data),
|
|
.auto_asource_out_a_ridx (_dmInner_auto_dmiXing_in_a_ridx),
|
|
.auto_asource_out_a_widx (_dmOuter_auto_asource_out_a_widx),
|
|
.auto_asource_out_a_safe_ridx_valid (_dmInner_auto_dmiXing_in_a_safe_ridx_valid),
|
|
.auto_asource_out_a_safe_widx_valid (_dmOuter_auto_asource_out_a_safe_widx_valid),
|
|
.auto_asource_out_a_safe_source_reset_n
|
|
(_dmOuter_auto_asource_out_a_safe_source_reset_n),
|
|
.auto_asource_out_a_safe_sink_reset_n
|
|
(_dmInner_auto_dmiXing_in_a_safe_sink_reset_n),
|
|
.auto_asource_out_d_mem_0_opcode (_dmInner_auto_dmiXing_in_d_mem_0_opcode),
|
|
.auto_asource_out_d_mem_0_size (_dmInner_auto_dmiXing_in_d_mem_0_size),
|
|
.auto_asource_out_d_mem_0_source (_dmInner_auto_dmiXing_in_d_mem_0_source),
|
|
.auto_asource_out_d_mem_0_data (_dmInner_auto_dmiXing_in_d_mem_0_data),
|
|
.auto_asource_out_d_ridx (_dmOuter_auto_asource_out_d_ridx),
|
|
.auto_asource_out_d_widx (_dmInner_auto_dmiXing_in_d_widx),
|
|
.auto_asource_out_d_safe_ridx_valid (_dmOuter_auto_asource_out_d_safe_ridx_valid),
|
|
.auto_asource_out_d_safe_widx_valid (_dmInner_auto_dmiXing_in_d_safe_widx_valid),
|
|
.auto_asource_out_d_safe_source_reset_n
|
|
(_dmInner_auto_dmiXing_in_d_safe_source_reset_n),
|
|
.auto_asource_out_d_safe_sink_reset_n
|
|
(_dmOuter_auto_asource_out_d_safe_sink_reset_n),
|
|
.auto_int_out_sync_0 (auto_dmOuter_int_out_sync_0),
|
|
.io_dmi_clock (io_dmi_dmiClock),
|
|
.io_dmi_reset (io_dmi_dmiReset),
|
|
.io_dmi_req_ready (io_dmi_dmi_req_ready),
|
|
.io_dmi_req_valid (io_dmi_dmi_req_valid),
|
|
.io_dmi_req_bits_addr (io_dmi_dmi_req_bits_addr),
|
|
.io_dmi_req_bits_data (io_dmi_dmi_req_bits_data),
|
|
.io_dmi_req_bits_op (io_dmi_dmi_req_bits_op),
|
|
.io_dmi_resp_ready (io_dmi_dmi_resp_ready),
|
|
.io_dmi_resp_valid (io_dmi_dmi_resp_valid),
|
|
.io_dmi_resp_bits_data (io_dmi_dmi_resp_bits_data),
|
|
.io_dmi_resp_bits_resp (io_dmi_dmi_resp_bits_resp),
|
|
.io_ctrl_ndreset (io_ctrl_ndreset),
|
|
.io_ctrl_dmactive (_dmOuter_io_ctrl_dmactive),
|
|
.io_ctrl_dmactiveAck (io_ctrl_dmactiveAck),
|
|
.io_innerCtrl_mem_0_resumereq (_dmOuter_io_innerCtrl_mem_0_resumereq),
|
|
.io_innerCtrl_mem_0_hartsel (_dmOuter_io_innerCtrl_mem_0_hartsel),
|
|
.io_innerCtrl_mem_0_ackhavereset (_dmOuter_io_innerCtrl_mem_0_ackhavereset),
|
|
.io_innerCtrl_mem_0_hrmask_0 (_dmOuter_io_innerCtrl_mem_0_hrmask_0),
|
|
.io_innerCtrl_ridx (_dmInner_io_innerCtrl_ridx),
|
|
.io_innerCtrl_widx (_dmOuter_io_innerCtrl_widx),
|
|
.io_innerCtrl_safe_ridx_valid (_dmInner_io_innerCtrl_safe_ridx_valid),
|
|
.io_innerCtrl_safe_widx_valid (_dmOuter_io_innerCtrl_safe_widx_valid),
|
|
.io_innerCtrl_safe_source_reset_n (_dmOuter_io_innerCtrl_safe_source_reset_n),
|
|
.io_innerCtrl_safe_sink_reset_n (_dmInner_io_innerCtrl_safe_sink_reset_n),
|
|
.io_hgDebugInt_0 (_dmInner_io_hgDebugInt_0)
|
|
);
|
|
TLDebugModuleInnerAsync dmInner (
|
|
.auto_dmiXing_in_a_mem_0_opcode (_dmOuter_auto_asource_out_a_mem_0_opcode),
|
|
.auto_dmiXing_in_a_mem_0_address (_dmOuter_auto_asource_out_a_mem_0_address),
|
|
.auto_dmiXing_in_a_mem_0_data (_dmOuter_auto_asource_out_a_mem_0_data),
|
|
.auto_dmiXing_in_a_ridx (_dmInner_auto_dmiXing_in_a_ridx),
|
|
.auto_dmiXing_in_a_widx (_dmOuter_auto_asource_out_a_widx),
|
|
.auto_dmiXing_in_a_safe_ridx_valid
|
|
(_dmInner_auto_dmiXing_in_a_safe_ridx_valid),
|
|
.auto_dmiXing_in_a_safe_widx_valid
|
|
(_dmOuter_auto_asource_out_a_safe_widx_valid),
|
|
.auto_dmiXing_in_a_safe_source_reset_n
|
|
(_dmOuter_auto_asource_out_a_safe_source_reset_n),
|
|
.auto_dmiXing_in_a_safe_sink_reset_n
|
|
(_dmInner_auto_dmiXing_in_a_safe_sink_reset_n),
|
|
.auto_dmiXing_in_d_mem_0_opcode (_dmInner_auto_dmiXing_in_d_mem_0_opcode),
|
|
.auto_dmiXing_in_d_mem_0_size (_dmInner_auto_dmiXing_in_d_mem_0_size),
|
|
.auto_dmiXing_in_d_mem_0_source (_dmInner_auto_dmiXing_in_d_mem_0_source),
|
|
.auto_dmiXing_in_d_mem_0_data (_dmInner_auto_dmiXing_in_d_mem_0_data),
|
|
.auto_dmiXing_in_d_ridx (_dmOuter_auto_asource_out_d_ridx),
|
|
.auto_dmiXing_in_d_widx (_dmInner_auto_dmiXing_in_d_widx),
|
|
.auto_dmiXing_in_d_safe_ridx_valid
|
|
(_dmOuter_auto_asource_out_d_safe_ridx_valid),
|
|
.auto_dmiXing_in_d_safe_widx_valid
|
|
(_dmInner_auto_dmiXing_in_d_safe_widx_valid),
|
|
.auto_dmiXing_in_d_safe_source_reset_n
|
|
(_dmInner_auto_dmiXing_in_d_safe_source_reset_n),
|
|
.auto_dmiXing_in_d_safe_sink_reset_n
|
|
(_dmOuter_auto_asource_out_d_safe_sink_reset_n),
|
|
.auto_dmInner_sb2tlOpt_out_a_ready (auto_dmInner_dmInner_sb2tlOpt_out_a_ready),
|
|
.auto_dmInner_sb2tlOpt_out_a_valid (auto_dmInner_dmInner_sb2tlOpt_out_a_valid),
|
|
.auto_dmInner_sb2tlOpt_out_a_bits_opcode
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_a_bits_opcode),
|
|
.auto_dmInner_sb2tlOpt_out_a_bits_size
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_a_bits_size),
|
|
.auto_dmInner_sb2tlOpt_out_a_bits_address
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_a_bits_address),
|
|
.auto_dmInner_sb2tlOpt_out_a_bits_data
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_a_bits_data),
|
|
.auto_dmInner_sb2tlOpt_out_d_ready (auto_dmInner_dmInner_sb2tlOpt_out_d_ready),
|
|
.auto_dmInner_sb2tlOpt_out_d_valid (auto_dmInner_dmInner_sb2tlOpt_out_d_valid),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_opcode
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_opcode),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_param
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_param),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_size
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_size),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_sink
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_sink),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_denied
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_denied),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_data
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_data),
|
|
.auto_dmInner_sb2tlOpt_out_d_bits_corrupt
|
|
(auto_dmInner_dmInner_sb2tlOpt_out_d_bits_corrupt),
|
|
.auto_dmInner_tl_in_a_ready (auto_dmInner_dmInner_tl_in_a_ready),
|
|
.auto_dmInner_tl_in_a_valid (auto_dmInner_dmInner_tl_in_a_valid),
|
|
.auto_dmInner_tl_in_a_bits_opcode (auto_dmInner_dmInner_tl_in_a_bits_opcode),
|
|
.auto_dmInner_tl_in_a_bits_size (auto_dmInner_dmInner_tl_in_a_bits_size),
|
|
.auto_dmInner_tl_in_a_bits_source (auto_dmInner_dmInner_tl_in_a_bits_source),
|
|
.auto_dmInner_tl_in_a_bits_address (auto_dmInner_dmInner_tl_in_a_bits_address),
|
|
.auto_dmInner_tl_in_a_bits_mask (auto_dmInner_dmInner_tl_in_a_bits_mask),
|
|
.auto_dmInner_tl_in_a_bits_data (auto_dmInner_dmInner_tl_in_a_bits_data),
|
|
.auto_dmInner_tl_in_d_ready (auto_dmInner_dmInner_tl_in_d_ready),
|
|
.auto_dmInner_tl_in_d_valid (auto_dmInner_dmInner_tl_in_d_valid),
|
|
.auto_dmInner_tl_in_d_bits_opcode (auto_dmInner_dmInner_tl_in_d_bits_opcode),
|
|
.auto_dmInner_tl_in_d_bits_size (auto_dmInner_dmInner_tl_in_d_bits_size),
|
|
.auto_dmInner_tl_in_d_bits_source (auto_dmInner_dmInner_tl_in_d_bits_source),
|
|
.auto_dmInner_tl_in_d_bits_data (auto_dmInner_dmInner_tl_in_d_bits_data),
|
|
.io_debug_clock (io_debug_clock),
|
|
.io_debug_reset (io_debug_reset),
|
|
.io_tl_clock (io_tl_clock),
|
|
.io_tl_reset (io_tl_reset),
|
|
.io_dmactive (_dmOuter_io_ctrl_dmactive),
|
|
.io_innerCtrl_mem_0_resumereq (_dmOuter_io_innerCtrl_mem_0_resumereq),
|
|
.io_innerCtrl_mem_0_hartsel (_dmOuter_io_innerCtrl_mem_0_hartsel),
|
|
.io_innerCtrl_mem_0_ackhavereset (_dmOuter_io_innerCtrl_mem_0_ackhavereset),
|
|
.io_innerCtrl_mem_0_hrmask_0 (_dmOuter_io_innerCtrl_mem_0_hrmask_0),
|
|
.io_innerCtrl_ridx (_dmInner_io_innerCtrl_ridx),
|
|
.io_innerCtrl_widx (_dmOuter_io_innerCtrl_widx),
|
|
.io_innerCtrl_safe_ridx_valid (_dmInner_io_innerCtrl_safe_ridx_valid),
|
|
.io_innerCtrl_safe_widx_valid (_dmOuter_io_innerCtrl_safe_widx_valid),
|
|
.io_innerCtrl_safe_source_reset_n (_dmOuter_io_innerCtrl_safe_source_reset_n),
|
|
.io_innerCtrl_safe_sink_reset_n (_dmInner_io_innerCtrl_safe_sink_reset_n),
|
|
.io_hgDebugInt_0 (_dmInner_io_hgDebugInt_0),
|
|
.io_hartIsInReset_0 (io_hartIsInReset_0)
|
|
);
|
|
assign io_ctrl_dmactive = _dmOuter_io_ctrl_dmactive;
|
|
endmodule
|
|
|