Files
gps/hardware/generated/genesys2-soc/freechips.rocketchip.fpga.VCU118RocketConfig.0x10013000.0.regmap.json
T
2026-08-06 22:14:52 +03:00

70 lines
1.6 KiB
JSON

{
"peripheral" : {
"displayName" : "uart.At0x10013000",
"baseAddress" : "0x10013000",
"regfields" : [ {
"txdata" : {
"byteOffset" : "0x0",
"bitOffset" : 0,
"bitWidth" : 8,
"name" : "txdata",
"description" : "write byte to transmit",
"accessType" : "W"
}
}, {
"rxdata" : {
"byteOffset" : "0x4",
"bitOffset" : 0,
"bitWidth" : 8,
"name" : "rxdata",
"description" : "read received byte",
"accessType" : "R"
}
}, {
"txready" : {
"byteOffset" : "0x8",
"bitOffset" : 0,
"bitWidth" : 1,
"name" : "txready",
"description" : "transmitter can accept a byte",
"accessType" : "R"
}
}, {
"rxvalid" : {
"byteOffset" : "0xc",
"bitOffset" : 0,
"bitWidth" : 1,
"name" : "rxvalid",
"description" : "receiver has a byte",
"accessType" : "R"
}
}, {
"clockfreq" : {
"byteOffset" : "0x10",
"bitOffset" : 0,
"bitWidth" : 32,
"name" : "clockfreq",
"description" : "UART input clock frequency",
"accessType" : "RW"
}
}, {
"baudrate" : {
"byteOffset" : "0x14",
"bitOffset" : 0,
"bitWidth" : 32,
"name" : "baudrate",
"description" : "UART baud rate",
"accessType" : "RW"
}
}, {
"divisor" : {
"byteOffset" : "0x18",
"bitOffset" : 0,
"bitWidth" : 32,
"name" : "divisor",
"description" : "UART baud clock divisor",
"accessType" : "RW"
}
} ]
}
}