25 lines
751 B
Systemverilog
25 lines
751 B
Systemverilog
// Generated by CIRCT firtool-1.151.0
|
|
module Arbiter8_DCacheMetadataReq(
|
|
input io_in_2_valid,
|
|
input [33:0] io_in_2_bits_addr,
|
|
input io_in_3_valid,
|
|
input [33:0] io_in_3_bits_addr,
|
|
output io_in_7_ready,
|
|
input io_in_7_valid,
|
|
input [33:0] io_in_7_bits_addr,
|
|
output io_out_valid,
|
|
io_out_bits_write,
|
|
output [33:0] io_out_bits_addr
|
|
);
|
|
|
|
wire _grant_T_2 = io_in_2_valid | io_in_3_valid;
|
|
assign io_in_7_ready = ~_grant_T_2;
|
|
assign io_out_valid = _grant_T_2 | io_in_7_valid;
|
|
assign io_out_bits_write = io_in_2_valid | io_in_3_valid;
|
|
assign io_out_bits_addr =
|
|
io_in_2_valid
|
|
? io_in_2_bits_addr
|
|
: io_in_3_valid ? io_in_3_bits_addr : io_in_7_bits_addr;
|
|
endmodule
|
|
|