onur
31 lines
1.3 KiB
Systemverilog
31 lines
1.3 KiB
Systemverilog
// Generated by CIRCT firtool-1.151.0
|
|
module ClockGroupAggregator_sbus(
|
|
input auto_in_member_sbus_3_clock,
|
|
auto_in_member_sbus_3_reset,
|
|
auto_in_member_sbus_2_clock,
|
|
auto_in_member_sbus_2_reset,
|
|
auto_in_member_sbus_1_clock,
|
|
auto_in_member_sbus_1_reset,
|
|
auto_in_member_sbus_0_clock,
|
|
auto_in_member_sbus_0_reset,
|
|
output auto_out_2_member_fbus_0_clock,
|
|
auto_out_2_member_fbus_0_reset,
|
|
auto_out_1_member_cbus_1_clock,
|
|
auto_out_1_member_cbus_1_reset,
|
|
auto_out_1_member_cbus_0_clock,
|
|
auto_out_1_member_cbus_0_reset,
|
|
auto_out_0_member_sbus_0_clock,
|
|
auto_out_0_member_sbus_0_reset
|
|
);
|
|
|
|
assign auto_out_2_member_fbus_0_clock = auto_in_member_sbus_3_clock;
|
|
assign auto_out_2_member_fbus_0_reset = auto_in_member_sbus_3_reset;
|
|
assign auto_out_1_member_cbus_1_clock = auto_in_member_sbus_2_clock;
|
|
assign auto_out_1_member_cbus_1_reset = auto_in_member_sbus_2_reset;
|
|
assign auto_out_1_member_cbus_0_clock = auto_in_member_sbus_1_clock;
|
|
assign auto_out_1_member_cbus_0_reset = auto_in_member_sbus_1_reset;
|
|
assign auto_out_0_member_sbus_0_clock = auto_in_member_sbus_0_clock;
|
|
assign auto_out_0_member_sbus_0_reset = auto_in_member_sbus_0_reset;
|
|
endmodule
|
|
|