Files
gps/hardware/generated/genesys2-soc-verilog/FixedClockBroadcast_1.sv
T
2026-08-06 22:14:52 +03:00

13 lines
302 B
Systemverilog

// Generated by CIRCT firtool-1.151.0
module FixedClockBroadcast_1(
input auto_anon_in_clock,
auto_anon_in_reset,
output auto_anon_out_clock,
auto_anon_out_reset
);
assign auto_anon_out_clock = auto_anon_in_clock;
assign auto_anon_out_reset = auto_anon_in_reset;
endmodule