onur
95609a6b6a
The board now routes end to end. Every net carrying two or more pads is a single connected copper group (216 nets, 1175 pads); kicad-cli reports 0 DRC violations and 0 unconnected items with zones refilled. Freerouting was never the blocker. The 14 remaining opens were three separate defects: 1. Obstacles in route_local_power.py modelled every pad as its axis-aligned bounding box. A 0.8-mm BGA dogbone site sits diagonally between four lands: true clearance 0.1407 mm, but the box test measured 0.4 mm from the box edge and rejected it, so no via could be placed anywhere in the Ti375 escape field. Replaced with an exact rounded-rectangle model, validated against KiCad's own SHAPE::Collide to 0.00 um over 14850 samples. Same 0 DRC and one fewer unconnected at the route_local_power stage. 2. CLOCK's 0.15-mm clearance cannot physically escape the BGA: two adjacent 0.45-mm dogbone vias on 0.8-mm pitch leave a 0.35-mm channel and a 0.10-mm trace needs 0.40 mm. HARD_TCK and MAX_SCLK could never leave the package. New rule "Ti375 escape field copper clearance" relaxes clearance to the 0.10 mm this field already uses, only where both objects are inside U1's courtyard. The clock trunk keeps 0.15 mm outside it. 3. RF_NO_DIGITAL was a rectangle reaching 7 mm past the RF line, covering the MAX2771's whole digital pin field and forcing every U21 output onto F.Cu alone. Narrowed to the corridor generate_pcb.py already reserves as TEMP_RF_LINE (y <= 43.7), clearing RF copper by 1.1 mm. The RF return path is guaranteed by the unrouted L2/L7 ground planes, not by this area. scripts/close_remaining.py replaces the ad-hoc residual scripts: a multi-layer maze over (x, y, layer) at 0.1 mm on all five routable layers, seeded from all copper of both groups, exact clearances, 0.10-mm necking inside the escape field, and reversible rip-up that rolls back entirely if a displaced net cannot be put back. ~150 s for the whole board. Also removes the regenerable intermediate boards, one-off session logs and the superseded residual scripts, and tracks board_routed.* as the deliverable. The 402 schematic-parity warnings are pre-existing and unchanged: 199 auto-named unconnected pins, 199 footprint library-nickname mismatches, and 4 mounting holes with no symbol. None affects connectivity or fabrication. Co-Authored-By: Claude Opus 5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_012KaTmCCxCEW4awsmXRNT1d
53 lines
1.9 KiB
Markdown
53 lines
1.9 KiB
Markdown
# Fixed-route data files
|
|
|
|
`power_routes.json` and `critical_routes.json` hold the **hand-drawn, audited
|
|
geometry** that used to live in `scripts/route_power_stage.py` and the RF/USB
|
|
block of `scripts/finalize_routing.py`. They are board-specific layout data —
|
|
not an algorithm — consumed by the project-independent loader
|
|
|
|
```
|
|
pcbrouter fixed --in <in.kicad_pcb> --out <out.kicad_pcb> --routes <file.json>
|
|
```
|
|
|
|
which resolves the anchors against the board's footprints and splices locked
|
|
copper, rule areas and the RF ground zone into the `.kicad_pcb`. Run
|
|
`kicad-cli pcb drc --refill-zones` afterwards so the planes re-carve around the
|
|
new vias (the Python scripts called `ZONE_FILLER.Fill()` for the same reason).
|
|
|
|
Regenerate from the (retired) scripts with
|
|
`/usr/bin/python3 scripts/_extract_fixed_routes.py`.
|
|
|
|
## Schema
|
|
|
|
```jsonc
|
|
{
|
|
"tracks": [
|
|
{
|
|
"net": "CORE_SW", // net name (must exist on the board)
|
|
"layer": "F.Cu", // KiCad canonical or user layer name
|
|
"width": 0.20, // mm
|
|
"points": [ "U13.9", [99.25, 95.25], [100.0, 95.25] ]
|
|
// each point: "REF.PAD" anchor OR [x, y] mm
|
|
}
|
|
],
|
|
"vias": [
|
|
{ "net": "VCC0V95", "at": [107.8, 92.6], "diameter": 0.75, "drill": 0.38 }
|
|
// "at" may also be a "REF.PAD" anchor
|
|
],
|
|
"rule_areas": [
|
|
{ "name": "RF_NO_DIGITAL",
|
|
"layers": ["B.Cu", "In2.Cu", "In4.Cu", "In5.Cu"],
|
|
"rect": [152.0, 36.0, 174.5, 49.5] } // x0 y0 x1 y1 mm
|
|
],
|
|
"ground_zones": [
|
|
{ "net": "GND", "layer": "F.Cu",
|
|
"clearance": 0.20, "min_thickness": 0.10, "priority": 100,
|
|
"outline": [[152.0,36.0],[174.5,36.0],[174.5,49.5],[152.0,49.5]],
|
|
"via_fence": [[153,38.7],[155,38.7], ...] } // 0.45/0.225 GND vias
|
|
]
|
|
}
|
|
```
|
|
|
|
All coordinates are millimetres in the board's own frame (KiCad screen-down Y).
|
|
Anchors are resolved to the pad centre. Every emitted item is `(locked yes)`.
|